TI-radar AWR1843 C674x DSP core  1
frame_cfg.c
Go to the documentation of this file.
1 /*
2  * @file frame_cfg.c
3  *
4  * @brief
5  * The file configures the MRR TI Design and demonstrates the
6  * use of the minimal mode.
7  */
8 
9 /**************************************************************************
10  *************************** Include Files ********************************
11  **************************************************************************/
12 
13 /* Standard Include Files. */
14 #include <common/app_cfg.h>
15 #include <stdint.h>
16 #include <stdlib.h>
17 #include <stddef.h>
18 #include <string.h>
19 #include <stdio.h>
20 
21 /* BIOS/XDC Include Files. */
22 #include <xdc/runtime/System.h>
23 
24 /* mmWave SDK Include Files: */
25 #include <ti/common/sys_common.h>
26 #include <ti/drivers/uart/UART.h>
27 #include <ti/control/mmwavelink/mmwavelink.h>
28 #include <ti/utils/cli/cli.h>
29 
30 /**************************************************************************
31  ****************************** CFG Functions *****************************
32  **************************************************************************/
33 
44 void Cfg_AdvFrameCfgInitParams (rlAdvFrameCfg_t* ptrAdvFrameCfg) {
45  uint8_t numOfSubFrame = 0U;
46 
47  /* Initialize the configuration: */
48  memset ((void*)ptrAdvFrameCfg, 0, sizeof(rlAdvFrameCfg_t));
49 
50  /* Populate the default configuration: */
51  ptrAdvFrameCfg->frameSeq.forceProfile = 0;// 1: force Profile, 0: Don't force profile
52  ptrAdvFrameCfg->frameSeq.numFrames = 0;//infinite
53  ptrAdvFrameCfg->frameSeq.triggerSelect = 1;//SW Trigger
54  ptrAdvFrameCfg->frameSeq.frameTrigDelay= 0;
55 
56 #if NUM_SUBFRAMES == 2
57 
58  /* The low resolution 80m subframe */
59  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].forceProfileIdx = 0;
60  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numLoops = SUBFRAME_MRR_LOOP_COUNT;
61  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfBurst = 1;
62  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfBurstLoops = 1;
63  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].chirpStartIdxOffset= 0;
64  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfChirps = SUBFRAME_MRR_CHIRP_END_IDX - SUBFRAME_MRR_CHIRP_START_IDX + 1;
65  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].chirpStartIdx = SUBFRAME_MRR_CHIRP_START_IDX;
66  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].subFramePeriodicity= SUBFRAME_MRR_PERIODICITY_VAL;
67  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].burstPeriodicity = SUBFRAME_MRR_PERIODICITY_VAL;
68  ptrAdvFrameCfg->frameData.subframeDataCfg[0].numAdcSamples = PROFILE_MRR_ADC_SAMPLE_VAL*2;
69  ptrAdvFrameCfg->frameData.subframeDataCfg[0].totalChirps = SUBFRAME_MRR_NUM_CHIRPS_TOTAL;
70  ptrAdvFrameCfg->frameData.subframeDataCfg[0].numChirpsInDataPacket = 1;
71  numOfSubFrame++;
72 
73  /* The high resolution 20m subframe */
74  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].forceProfileIdx = 0;
75  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].numLoops = SUBFRAME_USRR_LOOP_COUNT;
76  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].numOfBurst = 1;
77  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].numOfBurstLoops = 1;
78  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].chirpStartIdxOffset= 0;
79  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].numOfChirps = SUBFRAME_USRR_CHIRP_END_IDX - SUBFRAME_USRR_CHIRP_START_IDX + 1;
80  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].chirpStartIdx = SUBFRAME_USRR_CHIRP_START_IDX;
81  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].subFramePeriodicity= SUBFRAME_USRR_PERIODICITY_VAL;
82  ptrAdvFrameCfg->frameSeq.subFrameCfg[1].burstPeriodicity = SUBFRAME_USRR_PERIODICITY_VAL;
83  ptrAdvFrameCfg->frameData.subframeDataCfg[1].numAdcSamples = PROFILE_USRR_ADC_SAMPLE_VAL*2;
84  ptrAdvFrameCfg->frameData.subframeDataCfg[1].totalChirps = SUBFRAME_USRR_NUM_CHIRPS_TOTAL;
85  ptrAdvFrameCfg->frameData.subframeDataCfg[1].numChirpsInDataPacket = 1;
86  numOfSubFrame++;
87 #else
88  #ifdef SUBFRAME_CONF_MRR
89  /* The low resolution 80m subframe */
90  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].forceProfileIdx = 0;
91  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numLoops = SUBFRAME_MRR_LOOP_COUNT;
92  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfBurst = 1;
93  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfBurstLoops = 1;
94  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].chirpStartIdxOffset= 0;
95  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfChirps = SUBFRAME_MRR_CHIRP_END_IDX - SUBFRAME_MRR_CHIRP_START_IDX + 1;
96  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].chirpStartIdx = SUBFRAME_MRR_CHIRP_START_IDX;
97  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].subFramePeriodicity= SUBFRAME_MRR_PERIODICITY_VAL;
98  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].burstPeriodicity = SUBFRAME_MRR_PERIODICITY_VAL;
99  ptrAdvFrameCfg->frameData.subframeDataCfg[0].numAdcSamples = PROFILE_MRR_ADC_SAMPLE_VAL*2;
100  ptrAdvFrameCfg->frameData.subframeDataCfg[0].totalChirps = SUBFRAME_MRR_NUM_CHIRPS_TOTAL;
101  ptrAdvFrameCfg->frameData.subframeDataCfg[0].numChirpsInDataPacket = 1;
102  numOfSubFrame++;
103  #else
104  #ifdef SUBFRAME_CONF_USRR
105  /* The high resolution 20m subframe */
106  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].forceProfileIdx = 0;
107  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numLoops = SUBFRAME_USRR_LOOP_COUNT;
108  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfBurst = 1;
109  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfBurstLoops = 1;
110  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].chirpStartIdxOffset= 0;
111  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].numOfChirps = SUBFRAME_USRR_CHIRP_END_IDX - SUBFRAME_USRR_CHIRP_START_IDX + 1;
112  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].chirpStartIdx = SUBFRAME_USRR_CHIRP_START_IDX;
113  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].subFramePeriodicity= SUBFRAME_USRR_PERIODICITY_VAL;
114  ptrAdvFrameCfg->frameSeq.subFrameCfg[0].burstPeriodicity = SUBFRAME_USRR_PERIODICITY_VAL;
115  ptrAdvFrameCfg->frameData.subframeDataCfg[0].numAdcSamples = PROFILE_USRR_ADC_SAMPLE_VAL*2;
116  ptrAdvFrameCfg->frameData.subframeDataCfg[0].totalChirps = SUBFRAME_USRR_NUM_CHIRPS_TOTAL;
117  ptrAdvFrameCfg->frameData.subframeDataCfg[0].numChirpsInDataPacket = 1;
118  numOfSubFrame++;
119  #endif
120  #endif
121 #endif
122  ptrAdvFrameCfg->frameSeq.numOfSubFrames = numOfSubFrame;
123  ptrAdvFrameCfg->frameData.numSubFrames = numOfSubFrame;
124 
125  return;
126 }
127 
128 
140 void Cfg_FrameCfgInitParams (rlFrameCfg_t* ptrFrameCfg) {
141  /* Initialize the configuration: */
142  memset ((void*)ptrFrameCfg, 0, sizeof(rlFrameCfg_t));
143 
144  /* Populate the default configuration: */
145  ptrFrameCfg->chirpEndIdx = FRAME_CHIRP_END_IDX;
146  ptrFrameCfg->chirpStartIdx = FRAME_CHIRP_START_IDX;
147  ptrFrameCfg->numFrames = FRAME_COUNT_VAL;
148  ptrFrameCfg->numLoops = FRAME_LOOP_COUNT;
149  ptrFrameCfg->triggerSelect = RL_FRAMESTRT_SYNCIN_TRIGGER;
150  ptrFrameCfg->framePeriodicity = FRAME_PERIODICITY_VAL;
151  ptrFrameCfg->frameTriggerDelay = FRAME_TRIGGER_DELAY_VAL;
152  ptrFrameCfg->numAdcSamples = FRAME_NUM_REAL_ADC_SAMPLES;
153  return;
154 }
155 
169 void Cfg_ProfileCfgInitParams (uint8_t profileNum, rlProfileCfg_t* ptrProfileCfg) {
170  /* Initialize the configuration: */
171  memset ((void*)ptrProfileCfg, 0, sizeof(rlProfileCfg_t));
172 
173  if (profileNum == 0U) {
174  /* Populate the default configuration for profile 1 */
175  ptrProfileCfg->profileId = PROFILE_USRR_PROFILE_ID;
176  ptrProfileCfg->startFreqConst = PROFILE_USRR_START_FREQ_VAL;
177  ptrProfileCfg->idleTimeConst = PROFILE_USRR_IDLE_TIME_VAL;
178  ptrProfileCfg->adcStartTimeConst = PROFILE_USRR_ADC_START_TIME_VAL;
179  ptrProfileCfg->rampEndTime = PROFILE_USRR_RAMP_END_TIME_VAL;
180  ptrProfileCfg->txOutPowerBackoffCode = PROFILE_USRR_TXOUT_POWER_BACKOFF;
181  ptrProfileCfg->txPhaseShifter = PROFILE_USRR_TXPHASESHIFTER_VAL;
182  ptrProfileCfg->freqSlopeConst = PROFILE_USRR_FREQ_SLOPE_VAL;
183  ptrProfileCfg->txStartTime = PROFILE_USRR_TX_START_TIME_VAL;
184  ptrProfileCfg->numAdcSamples = PROFILE_USRR_ADC_SAMPLE_VAL;
185  ptrProfileCfg->digOutSampleRate = PROFILE_USRR_DIGOUT_SAMPLERATE_VAL;
186  ptrProfileCfg->hpfCornerFreq1 = PROFILE_USRR_HPFCORNER_FREQ1_VAL;
187  ptrProfileCfg->hpfCornerFreq2 = PROFILE_USRR_HPFCORNER_FREQ2_VAL;
188  ptrProfileCfg->rxGain = PROFILE_USRR_RX_GAIN_VAL;
189  }
190  return;
191 }
192 
206 void Cfg_ChirpCfgInitParams (uint8_t chirpNum, rlChirpCfg_t* ptrChirpCfg) {
207  /* Initialize the configuration: */
208  memset ((void*)ptrChirpCfg, 0, sizeof(rlChirpCfg_t));
209 
210 
211 
212  if (chirpNum == 0U) {
213  /* Populate the default configuration for chirp 3
214  * - USRR Tx1 . */
215  ptrChirpCfg->profileId = CHIRP_USRR_0_PROFILE_ID;
216  ptrChirpCfg->adcStartTimeVar = CHIRP_USRR_0_ADC_START_TIME_VAL;
217  ptrChirpCfg->chirpEndIdx = CHIRP_USRR_0_END_INDEX;
218  ptrChirpCfg->chirpStartIdx = CHIRP_USRR_0_START_INDEX;
219  ptrChirpCfg->idleTimeVar = CHIRP_USRR_0_IDLE_TIME_VAL;
220  ptrChirpCfg->txEnable = CHIRP_USRR_0_TX_CHANNEL;
221  ptrChirpCfg->startFreqVar = CHIRP_USRR_0_START_FREQ_VAL;
222  ptrChirpCfg->freqSlopeVar = CHIRP_USRR_0_FREQ_SLOPE_VAL;
223  }
224  else if (chirpNum == 1U) {
225  /* Populate the default configuration for chirp 3
226  * - USRR Tx2. */
227  ptrChirpCfg->profileId = CHIRP_USRR_1_PROFILE_ID;
228  ptrChirpCfg->adcStartTimeVar = CHIRP_USRR_1_ADC_START_TIME_VAL;
229  ptrChirpCfg->chirpEndIdx = CHIRP_USRR_1_END_INDEX;
230  ptrChirpCfg->chirpStartIdx = CHIRP_USRR_1_START_INDEX;
231  ptrChirpCfg->idleTimeVar = CHIRP_USRR_1_IDLE_TIME_VAL;
232  ptrChirpCfg->txEnable = CHIRP_USRR_1_TX_CHANNEL;
233  ptrChirpCfg->startFreqVar = CHIRP_USRR_1_START_FREQ_VAL;
234  ptrChirpCfg->freqSlopeVar = CHIRP_USRR_1_FREQ_SLOPE_VAL;
235 
236  }
237  else if (chirpNum == 2U) {
238  /* Populate the default configuration for chirp 4
239  * - USRR Tx3. */
240  ptrChirpCfg->profileId = CHIRP_USRR_2_PROFILE_ID;
241  ptrChirpCfg->adcStartTimeVar = CHIRP_USRR_2_ADC_START_TIME_VAL;
242  ptrChirpCfg->chirpEndIdx = CHIRP_USRR_2_END_INDEX;
243  ptrChirpCfg->chirpStartIdx = CHIRP_USRR_2_START_INDEX;
244  ptrChirpCfg->idleTimeVar = CHIRP_USRR_2_IDLE_TIME_VAL;
245  ptrChirpCfg->txEnable = CHIRP_USRR_2_TX_CHANNEL;
246  ptrChirpCfg->startFreqVar = CHIRP_USRR_2_START_FREQ_VAL;
247  ptrChirpCfg->freqSlopeVar = CHIRP_USRR_2_FREQ_SLOPE_VAL;
248 
249  }
250 
251  return;
252 }
253 
254 
266 void Cfg_LowPowerModeInitParams (rlLowPowerModeCfg_t* ptrLowPowerMode)
267 {
268  /* Initialize the configuration: */
269  memset ((void*)ptrLowPowerMode, 0, sizeof(rlLowPowerModeCfg_t));
270 
271  /* Populate the low power configuration: */
272  ptrLowPowerMode->lpAdcMode = LP_ADC_MODE_LOW_POWER;
273  return;
274 }
275 
287 void Cfg_ChannelCfgInitParams (rlChanCfg_t* ptrChannelCfg) {
288 
289  /* Initialize the configuration: */
290  memset ((void*)ptrChannelCfg, 0, sizeof(rlChanCfg_t));
291 
292  /* Populate the default configuration: */
293  ptrChannelCfg->rxChannelEn = RX_CHANNEL_1_2_3_4_ENABLE;
294  ptrChannelCfg->txChannelEn = TX_CHANNEL_1_2_3_ENABLE;
295  ptrChannelCfg->cascading = 0; /* Single Chip (no cascading)*/
296 
297  return;
298 }
299 
310 void Cfg_ADCOutCfgInitParams (rlAdcOutCfg_t* ptrADCOutCfg) {
311 
312  /* Initialize the configuration: */
313  memset ((void*)ptrADCOutCfg, 0, sizeof(rlAdcOutCfg_t));
314 
315  /* Populate the default configuration: */
316  ptrADCOutCfg->fmt.b2AdcBits = ADC_BITS_16;
317  ptrADCOutCfg->fmt.b2AdcOutFmt = ADC_FORMAT_COMPLEX;
318  ptrADCOutCfg->fmt.b8FullScaleReducFctr = 0;
319 
320  return;
321 }
PROFILE_USRR_PROFILE_ID
#define PROFILE_USRR_PROFILE_ID
Ultra short range chirp profile - 20 m range, 4.3cm resolution. better angular resolution,...
Definition: config_chirp_design_USRR20.h:41
FRAME_LOOP_COUNT
#define FRAME_LOOP_COUNT
Definition: app_cfg.h:175
CHIRP_USRR_2_IDLE_TIME_VAL
#define CHIRP_USRR_2_IDLE_TIME_VAL
Definition: config_chirp_design_USRR20.h:83
SUBFRAME_USRR_CHIRP_START_IDX
#define SUBFRAME_USRR_CHIRP_START_IDX
Definition: config_chirp_design_USRR20.h:88
FRAME_NUM_REAL_ADC_SAMPLES
#define FRAME_NUM_REAL_ADC_SAMPLES
Definition: app_cfg.h:177
CHIRP_USRR_0_START_FREQ_VAL
#define CHIRP_USRR_0_START_FREQ_VAL
Definition: config_chirp_design_USRR20.h:62
CHIRP_USRR_1_IDLE_TIME_VAL
#define CHIRP_USRR_1_IDLE_TIME_VAL
Definition: config_chirp_design_USRR20.h:73
CHIRP_USRR_1_START_INDEX
#define CHIRP_USRR_1_START_INDEX
Definition: config_chirp_design_USRR20.h:69
PROFILE_USRR_RAMP_END_TIME_VAL
#define PROFILE_USRR_RAMP_END_TIME_VAL
Definition: config_chirp_design_USRR20.h:48
FRAME_CHIRP_END_IDX
#define FRAME_CHIRP_END_IDX
Definition: app_cfg.h:173
CHIRP_USRR_0_END_INDEX
#define CHIRP_USRR_0_END_INDEX
Definition: config_chirp_design_USRR20.h:61
TX_CHANNEL_1_2_3_ENABLE
#define TX_CHANNEL_1_2_3_ENABLE
Definition: device_cfg.h:12
Cfg_AdvFrameCfgInitParams
void Cfg_AdvFrameCfgInitParams(rlAdvFrameCfg_t *ptrAdvFrameCfg)
The function initializes the frame configuration with the default parameters.
Definition: frame_cfg.c:42
PROFILE_USRR_HPFCORNER_FREQ2_VAL
#define PROFILE_USRR_HPFCORNER_FREQ2_VAL
Definition: config_chirp_design_USRR20.h:43
FRAME_CHIRP_START_IDX
#define FRAME_CHIRP_START_IDX
Unused #defines?? THEY ARE USED.
Definition: app_cfg.h:172
ADC_BITS_16
#define ADC_BITS_16
Definition: device_cfg.h:33
CHIRP_USRR_2_TX_CHANNEL
#define CHIRP_USRR_2_TX_CHANNEL
Definition: config_chirp_design_USRR20.h:85
PROFILE_USRR_FREQ_SLOPE_VAL
#define PROFILE_USRR_FREQ_SLOPE_VAL
Definition: config_chirp_design_USRR20.h:54
PROFILE_USRR_TXOUT_POWER_BACKOFF
#define PROFILE_USRR_TXOUT_POWER_BACKOFF
Definition: config_chirp_design_USRR20.h:51
SUBFRAME_MRR_LOOP_COUNT
#define SUBFRAME_MRR_LOOP_COUNT
Definition: config_chirp_design_MRR120.h:91
FRAME_TRIGGER_DELAY_VAL
#define FRAME_TRIGGER_DELAY_VAL
Definition: app_cfg.h:176
SUBFRAME_USRR_CHIRP_END_IDX
#define SUBFRAME_USRR_CHIRP_END_IDX
Definition: config_chirp_design_USRR20.h:89
SUBFRAME_USRR_NUM_CHIRPS_TOTAL
#define SUBFRAME_USRR_NUM_CHIRPS_TOTAL
Definition: config_chirp_design_USRR20.h:102
CHIRP_USRR_2_FREQ_SLOPE_VAL
#define CHIRP_USRR_2_FREQ_SLOPE_VAL
Definition: config_chirp_design_USRR20.h:82
SUBFRAME_USRR_PERIODICITY_VAL
#define SUBFRAME_USRR_PERIODICITY_VAL
Definition: config_chirp_design_USRR20.h:91
Cfg_ProfileCfgInitParams
void Cfg_ProfileCfgInitParams(uint8_t profileNum, rlProfileCfg_t *ptrProfileCfg)
The function initializes the profile configuration with the default parameters.
Definition: frame_cfg.c:167
CHIRP_USRR_0_START_INDEX
#define CHIRP_USRR_0_START_INDEX
Definition: config_chirp_design_USRR20.h:60
SUBFRAME_MRR_PERIODICITY_VAL
#define SUBFRAME_MRR_PERIODICITY_VAL
Definition: config_chirp_design_MRR120.h:92
Cfg_ADCOutCfgInitParams
void Cfg_ADCOutCfgInitParams(rlAdcOutCfg_t *ptrADCOutCfg)
The function initializes the ADCOut configuration with the default parameters.
Definition: frame_cfg.c:308
CHIRP_USRR_1_FREQ_SLOPE_VAL
#define CHIRP_USRR_1_FREQ_SLOPE_VAL
Definition: config_chirp_design_USRR20.h:72
CHIRP_USRR_0_IDLE_TIME_VAL
#define CHIRP_USRR_0_IDLE_TIME_VAL
Definition: config_chirp_design_USRR20.h:64
PROFILE_USRR_START_FREQ_VAL
#define PROFILE_USRR_START_FREQ_VAL
Definition: config_chirp_design_USRR20.h:50
CHIRP_USRR_0_PROFILE_ID
#define CHIRP_USRR_0_PROFILE_ID
Definition: config_chirp_design_USRR20.h:59
PROFILE_USRR_RX_GAIN_VAL
#define PROFILE_USRR_RX_GAIN_VAL
Definition: config_chirp_design_USRR20.h:44
CHIRP_USRR_2_START_FREQ_VAL
#define CHIRP_USRR_2_START_FREQ_VAL
Definition: config_chirp_design_USRR20.h:81
CHIRP_USRR_0_ADC_START_TIME_VAL
#define CHIRP_USRR_0_ADC_START_TIME_VAL
Definition: config_chirp_design_USRR20.h:65
PROFILE_USRR_ADC_START_TIME_VAL
#define PROFILE_USRR_ADC_START_TIME_VAL
Definition: config_chirp_design_USRR20.h:56
PROFILE_USRR_HPFCORNER_FREQ1_VAL
#define PROFILE_USRR_HPFCORNER_FREQ1_VAL
Definition: config_chirp_design_USRR20.h:42
app_cfg.h
SUBFRAME_MRR_CHIRP_END_IDX
#define SUBFRAME_MRR_CHIRP_END_IDX
Definition: config_chirp_design_MRR120.h:90
SUBFRAME_USRR_LOOP_COUNT
#define SUBFRAME_USRR_LOOP_COUNT
Definition: config_chirp_design_USRR20.h:90
RX_CHANNEL_1_2_3_4_ENABLE
#define RX_CHANNEL_1_2_3_4_ENABLE
Definition: device_cfg.h:28
ADC_FORMAT_COMPLEX
#define ADC_FORMAT_COMPLEX
Definition: device_cfg.h:36
PROFILE_USRR_IDLE_TIME_VAL
#define PROFILE_USRR_IDLE_TIME_VAL
Definition: config_chirp_design_USRR20.h:47
PROFILE_USRR_TX_START_TIME_VAL
#define PROFILE_USRR_TX_START_TIME_VAL
Definition: config_chirp_design_USRR20.h:55
CHIRP_USRR_2_END_INDEX
#define CHIRP_USRR_2_END_INDEX
Definition: config_chirp_design_USRR20.h:80
CHIRP_USRR_2_START_INDEX
#define CHIRP_USRR_2_START_INDEX
Definition: config_chirp_design_USRR20.h:79
PROFILE_USRR_DIGOUT_SAMPLERATE_VAL
#define PROFILE_USRR_DIGOUT_SAMPLERATE_VAL
Definition: config_chirp_design_USRR20.h:45
PROFILE_USRR_TXPHASESHIFTER_VAL
#define PROFILE_USRR_TXPHASESHIFTER_VAL
Definition: config_chirp_design_USRR20.h:52
FRAME_COUNT_VAL
#define FRAME_COUNT_VAL
Definition: app_cfg.h:174
Cfg_ChirpCfgInitParams
void Cfg_ChirpCfgInitParams(uint8_t chirpNum, rlChirpCfg_t *ptrChirpCfg)
The function initializes the chirp configuration with the default parameters.
Definition: frame_cfg.c:204
CHIRP_USRR_0_TX_CHANNEL
#define CHIRP_USRR_0_TX_CHANNEL
Definition: config_chirp_design_USRR20.h:66
CHIRP_USRR_2_PROFILE_ID
#define CHIRP_USRR_2_PROFILE_ID
Definition: config_chirp_design_USRR20.h:78
CHIRP_USRR_2_ADC_START_TIME_VAL
#define CHIRP_USRR_2_ADC_START_TIME_VAL
Definition: config_chirp_design_USRR20.h:84
PROFILE_MRR_ADC_SAMPLE_VAL
#define PROFILE_MRR_ADC_SAMPLE_VAL
Definition: config_chirp_design_MRR120.h:52
Cfg_ChannelCfgInitParams
void Cfg_ChannelCfgInitParams(rlChanCfg_t *ptrChannelCfg)
The function initializes the channel configuration with the default parameters.
Definition: frame_cfg.c:285
FRAME_PERIODICITY_VAL
#define FRAME_PERIODICITY_VAL
Which subframe is used to do max-vel-enhancement.
Definition: app_cfg.h:100
CHIRP_USRR_1_ADC_START_TIME_VAL
#define CHIRP_USRR_1_ADC_START_TIME_VAL
Definition: config_chirp_design_USRR20.h:74
CHIRP_USRR_0_FREQ_SLOPE_VAL
#define CHIRP_USRR_0_FREQ_SLOPE_VAL
Definition: config_chirp_design_USRR20.h:63
CHIRP_USRR_1_START_FREQ_VAL
#define CHIRP_USRR_1_START_FREQ_VAL
Definition: config_chirp_design_USRR20.h:71
SUBFRAME_MRR_NUM_CHIRPS_TOTAL
#define SUBFRAME_MRR_NUM_CHIRPS_TOTAL
Definition: config_chirp_design_MRR120.h:102
CHIRP_USRR_1_PROFILE_ID
#define CHIRP_USRR_1_PROFILE_ID
Definition: config_chirp_design_USRR20.h:68
CHIRP_USRR_1_END_INDEX
#define CHIRP_USRR_1_END_INDEX
Definition: config_chirp_design_USRR20.h:70
Cfg_LowPowerModeInitParams
void Cfg_LowPowerModeInitParams(rlLowPowerModeCfg_t *ptrLowPowerMode)
The function initializes the low power configuration with the default parameters.
Definition: frame_cfg.c:264
CHIRP_USRR_1_TX_CHANNEL
#define CHIRP_USRR_1_TX_CHANNEL
Definition: config_chirp_design_USRR20.h:75
Cfg_FrameCfgInitParams
void Cfg_FrameCfgInitParams(rlFrameCfg_t *ptrFrameCfg)
The function initializes the frame configuration with the default parameters.
Definition: frame_cfg.c:138
SUBFRAME_MRR_CHIRP_START_IDX
#define SUBFRAME_MRR_CHIRP_START_IDX
SUBFRAME configuration.
Definition: config_chirp_design_MRR120.h:89
LP_ADC_MODE_LOW_POWER
#define LP_ADC_MODE_LOW_POWER
Definition: device_cfg.h:108
PROFILE_USRR_ADC_SAMPLE_VAL
#define PROFILE_USRR_ADC_SAMPLE_VAL
Definition: config_chirp_design_USRR20.h:46